


Vulcan (Coffee Lake-H) Revision_1.0




I/O BOARD

I/O Conn

PAGE	TITLE
01	BLOCK DIAGRAM
02	SIGNAL & RESET MAP
03	POWER FLOW CHART
04	CHANGE HISTORY
05	SMBus & I2C Flow
06	Power flow & sequence
07	POWER SEQUENCE
08	CPU DDI/EDP
09	CPU DDR4 CHA
10	CPU DDR4 CHB
11	CPU DMI/PEG
12	CPU MISC
13	CPU VSS
14	CPU POWER
15	CPU DECOUPLING
16	ME DISABLE
17	DDR4_SO-DIMM0
18	DDR4_SO-DIMM1
19	DDR4 DECOUPLING
20	PCH DMI/PCIE/USB/SATA
21	PCH SATA/PCIE
22	PCH ESPI/SPI/FAN/HOST 3-8
23	PCH AUDIO/CL/I2C/UART 4-8
24	PCH SML/I2C/MISC
25	PCH CLOCK
26	PCH VCC
27	PCH VSS
28	Alpine-Ridge - Controller
29	Alpine-Ridge - Power
30	Type-C_PD
31	M.2 PCIE X4 SSD
32	SATA_HDD
33	M.2 WLAN KEY-E
34-35	EC MEC1416/KEYBOARD
36-37	LAN NIC KILLER & LAN JACK
38	USB CONN and power
39	SENSOR
40	AUDIO CODEC ALC3204
41	AUDIO JACK
42	TPM
43	SM BUS & SPI ROM
44	Other Conn
45-46	ACAV_IN & XDP CONN
47	PCB & Label & Screw
48	eDP Conn
49	Touch & Keyboard BL
50	ELC MCU
51	HDMI
52	GPU_PCIE
53	GPU-Xtal & Straps
54	GPU-BUFFER PARTITION A/B
55	GDDR5X 256Mx32bit_Channel_A
56	GDDR5X 256Mx32bit_Channel_B
57	GPU-BUFFER PARTITION C/D
58	GDDR5X 256Mx32bit_Channel_C
59	GDDR5X 256Mx32bit_Channel_D
60	GPU-MIO&IFPAB_DDI
61	GPU HDMI/TYPC-C
62	GPU-GPIO
63	GPU-POWER&GND
64	GPU-Decoupling
65	GPU-MIO
66	GPU-IFPAB_DDI
67	GPU-POWER Sequence
68	DC_IN
69	Charger
70	VR CONTROLLER
71-72	Vcore Driver
73	Vccgt Driver


74	Vccsa Driver	86	+FBVDDQ
75	Vcore & VccGT CAP	87	+1P0V_GPU/+1P8V_GPU & LDO
76	+1P05VSB/+2P5VVP	88	GPU_POWER_CAP
77	+1P2V_DUAL & +VTDDR	89	GPU POWER DISCHARGE
78	+3VA / +5VA	90	Power Sense
79	+VCCIO / +1P8V	91	
80-81	Load switch		
82	NVDD CONTROLLER		
83-84	NVDD Driver		
85	+12V_FAN		



$$\textcircled{1} \longrightarrow \textcircled{16}$$

[illegible]

SMBUS & I2C Block Diagram





Reserved Page


PEGATRON DT-MB RESTRICTED SECRET

PEGATRON		Title : POWER SEQUENCE
Pegatron Corp.		Engineer: Travis_Hsieh
Size A4	Project Name Vulcan	Rev X00
Date: Wednesday, November 28, 2018		Sheet 7 of 94

To Apline ridge

To eDP

U800D




PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : CPU DD/EDP

Pegatron Corp. Engineer: Travis_Hsieh

Size A3	Project Name Vulcan	Rev X00
------------	-------------------------------	------------

Date: Wednesday, November 28, 2018 Sheet 8 of 94



PEGATRON DT-MB RESTRICTED SECRET


PEGATRON Title : CPU DDR4 CHA

Pegatron Corp. Engineer: Travis_Hsieh

Size	Project Name	Rev
A3	Vulcan	X00

Date: Wednesday, November 28, 2018 Sheet 9 of 94

GPU x 8



Note:
Peg_RCOMP
Trace width = 5 mils ,
Spacing = 15mils ,
Max length = 600 mils

20 DMI_RXP0 >>> E8
20 DMI_RXN0 >>> E8
20 DMI_RXP1 >>> E6
20 DMI_RXN1 >>> E6
20 DMI_RXP2 >>> D5
20 DMI_RXN2 >>> E5
20 DMI_RXP3 >>> J8
20 DMI_RXN3 >>> J9

U800G

E25 D25	PEG_RXP[0] PEG_RXN[0]	PEG_TXP[0] PEG_TXN[0]	B25 A25
E24 F24	PEG_RXP[1] PEG_RXN[1]	PEG_TXP[1] PEG_TXN[1]	B24 C24
E23 D23	PEG_RXP[2] PEG_RXN[2]	PEG_TXP[2] PEG_TXN[2]	B23 A23
E22 F22	PEG_RXP[3] PEG_RXN[3]	PEG_TXP[3] PEG_TXN[3]	B22 C22
E21 D21	PEG_RXP[4] PEG_RXN[4]	PEG_TXP[4] PEG_TXN[4]	B21 A21
E20 F20	PEG_RXP[5] PEG_RXN[5]	PEG_TXP[5] PEG_TXN[5]	B20 C20
E19 D19	PEG_RXP[6] PEG_RXN[6]	PEG_TXP[6] PEG_TXN[6]	B19 A19
E18 F18	PEG_RXP[7] PEG_RXN[7]	PEG_TXP[7] PEG_TXN[7]	B18 C18
D17 E17	PEG_RXP[8] PEG_RXN[8]	PEG_TXP[8] PEG_TXN[8]	A17 B17
F16 E16	PEG_RXP[9] PEG_RXN[9]	PEG_TXP[9] PEG_TXN[9]	C16 B16
D15 E15	PEG_RXP[10] PEG_RXN[10]	PEG_TXP[10] PEG_TXN[10]	A15 B15
F14 E14	PEG_RXP[11] PEG_RXN[11]	PEG_TXP[11] PEG_TXN[11]	C14 B14
D13 E13	PEG_RXP[12] PEG_RXN[12]	PEG_TXP[12] PEG_TXN[12]	A13 B13
F12 E12	PEG_RXP[13] PEG_RXN[13]	PEG_TXP[13] PEG_TXN[13]	C12 B12
D11 E11	PEG_RXP[14] PEG_RXN[14]	PEG_TXP[14] PEG_TXN[14]	A11 B11
F10 E10	PEG_RXP[15] PEG_RXN[15]	PEG_TXP[15] PEG_TXN[15]	C10 B10
G2	PEG_RCOMP		

PEG_RCOMP

COFFEE LAKE-H

A17 B17	EXP_TXP7_C EXP_TXN7_C	C1114 C1115	2 2	1 1	0.22UF/10V 0.22UF/10V	X5R/+/-10% X5R/+/-10%	EXP_TXP7 EXP_TXN7	52 52
C16 B16	EXP_TXP6_C EXP_TXN6_C	C1112 C1113	2 2	1 1	0.22UF/10V 0.22UF/10V	X5R/+/-10% X5R/+/-10%	EXP_TXP6 EXP_TXN6	52 52
A15 B15	EXP_TXP5_C EXP_TXN5_C	C1110 C1111	2 2	1 1	0.22UF/10V 0.22UF/10V	X5R/+/-10% X5R/+/-10%	EXP_TXP5 EXP_TXN5	52 52
C14 B14	EXP_TXP4_C EXP_TXN4_C	C1108 C1109	2 2	1 1	0.22UF/10V 0.22UF/10V	X5R/+/-10% X5R/+/-10%	EXP_TXP4 EXP_TXN4	52 52
A13 B13	EXP_TXP3_C EXP_TXN3_C	C1106 C1107	2 2	1 1	0.22UF/10V 0.22UF/10V	X5R/+/-10% X5R/+/-10%	EXP_TXP3 EXP_TXN3	52 52
C12 B12	EXP_TXP2_C EXP_TXN2_C	C1104 C1105	2 2	1 1	0.22UF/10V 0.22UF/10V	X5R/+/-10% X5R/+/-10%	EXP_TXP2 EXP_TXN2	52 52
A11 B11	EXP_TXP1_C EXP_TXN1_C	C1102 C1103	2 2	1 1	0.22UF/10V 0.22UF/10V	X5R/+/-10% X5R/+/-10%	EXP_TXP1 EXP_TXN1	52 52
C10 B10	EXP_TXP0_C EXP_TXN0_C	C1100 C1101	2 2	1 1	0.22UF/10V 0.22UF/10V	X5R/+/-10% X5R/+/-10%	EXP_TXP0 EXP_TXN0	52 52

GPU x 8


PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : CPU PEG/DMI

Pegatron Corp. Engineer: Travis_Hsieh

Size A3	Project Name Vulcan	Rev X00
------------	------------------------	------------

Date: Wednesday, November 28, 2018 Sheet 11 of 94




PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : CPU VSS

Pegatron Corp. Engineer: Travis_Hsieh

Size A3	Project Name Vulcan	Rev X00
------------	------------------------	------------

Date: Wednesday, November 28, 2018 Sheet 13 of 94










Table 50-3. Decoupling Requirements for CFL H Processor


Domain	Board Edge cap	Backside cap	Notes
Vcc	5x 47uF 0805	12x 22uF 0603	
		21x 10uF 0402	
		24x 1uF 0201	
		24x 0201 (placeholder)	
VccGT	3x 47uF 0805 7x 22uF 0603		Place as close to the BGA as possible
		10x 10uF 0402	
		12x 1uF 0201	
VccSA	2x 47uF 0805 2x 22uF 0603		
		7x 10uF 0402	
		1x 1uF 0201	
VDDQ		4x 22uF 0603	
		11x 10uF 0402	
VCCIO		3x 10uF 0402	
		3x 0402 (placeholder)	


Additional capacitors might be needed if the connectivity from BGAs to capacitors is not adequate.

Reserved Page

PEGATRON DT-MB RESTRICTED SECRET

PEGATRON		Title : <i>Reserved</i>	
<i>Pegatron Corp.</i>		Engineer: <i>Travis_Hsieh</i>	
Size <i>A4</i>	Project Name Vulcan		Rev <i>X00</i>
Date: <i>Wednesday, November 28, 2018</i>		Sheet <i>16</i> of <i>94</i>	





Note:
All VREF traces should be at least
20 mils wide with 20 mils spacing to other signals/planes

Follow RVP for power noise fail - X00/0717

<Core Design>

PEGATRON Title : **DDR4 SO-DIMM1**



Pegatron Corp. Engineer: **Travis_Hsieh**

Size	Project Name	Rev
Custom	Vulcan	X00
Date: Wednesday, November 28, 2018	Sheet 18 of 94	


+1P2V_DUAL

Change all 10u to 4.7u*2 for placement - 2017-1/4


close
CH A SO-DIMM



close
CH B SO-DIMM




close
CH A SO-DIMM



close
CH B SO-DIMM

Change all 1uF from 0402 package to 0201 for placement - 2017-1/4


Near SO-DIMM




DDR4 SODIMM Power Plane Decoupling

Memory Configuration	Power Domain	Decoupling Location	Qty x μ F (size)	Note
DDR4 2 Channels SODIMM 1DPC	VDDQ	4 near each side of the DIMM connector close to VDD pins	16x 10 μ F (0603)	
		4 near each side of the DIMM connector close to VDD pins	16x 1 μ F (0402)	
		1 placeholder	1x 330 μ F (7343)	
	VTT	Place these caps on the VTT plane close to SODIMM	1x 10 μ F (0603)	
		Placeholder	1x 10 μ F (0603)	
		Place these caps on the VTT plane close to SODIMM	4x 1 μ F (0402)	
	VPP	DRAM Side	2x 10 μ F (0603)	
		DRAM Side	2x 1 μ F (0402)	
	VDDSPD	Place close to DIMM	1x 0.1 μ F (0402)	
		Place close to DIMM	1x 2.2 μ F (0402)	

+2P5V_VPP




close CH A SO-DIMM



close CH B SO-DIMM

PEGATRON DT-MB RESTRICTED SECRET

PEGATRON		Title : DDR DECOUPLING	
Pegatron Corp.		Engineer: Travis_Hsieh	
Size	Project Name	Vulcan	Rev
Custom			X00
Date: Wednesday, November 28, 2018		Sheet	19 of 94



NOTE:
GPP_J4
Pin Strap for XTAL frequency selection
An external 4.7k to 10k Ohm +/-5% pull-up to VCC (1.8V or 3.3V) is required on this strap for PCH 24 MHz XTAL operation

NOTE:
GPP_J6 / CNV_RGI_DT / UART0_TXD
0 = Integrated CNVI enable.
1 = Integrated CNVI disable.

The GPP_J6 strap is used to detect the presence of the CNVI module
An external pull-up of 20k ohm to +V1P8A voltage rail is required. This drives the pin high, and Soc Will know that there is no CRF connected.
CRF has an internal pull-down, hence an external pull-down is not needed

NOTE:
GPP_J9/CNV_MFUART2_TXD
0 = VCCSP is connected to 3.3V rail
1 = VCCSP is connected to 1.8V rail


eSPI operates at 1.8V

Check SERIRQ & PIRQA volt level

Be careful on LPC/eSPI layout routing
eSPI clock/data mismatch < 500mil

Check GPP_A0 power well

GPP_G group, the operating voltage of a GPIO group having voltage configurability (3.3V or 1.8V) is selected by both connecting the corresponding power pin and setting the group-voltageselection soft strap to the desired voltage. GPP_G group voltage is selected by setting the corresponding soft strap only.




If Deep Sx is supported, the EC/motherboard controlling logic must change SUSACK# to match SUSWRN# once the EC/motherboard controlling logic has completed the preparations discussed in the description for the SUSWRN# pin.

PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : PCH ESPI/SPI/FAN/HOST


Pegatron Corp.		Engineer: <i>Travis_Hsieh</i>	
Size Custom	Project Name Vulcan	Rev X00	
Date: <u>Wednesday, November 28, 2018</u>		Sheet <u>22</u> of <u>94</u>	

GPU_ID	GPU_ID2	GPU_ID1
Config	GPU_ID2	GPU_ID1
N17P	R2333; 0	R2334; 0
N18E	R2333; 0	R2332; 1
N17E	R2331; 1	R2334; 0
N18P	R2331; 1	R2332; 1




for BIOS CPU ID - X02

Phase_ID	Phase_ID2	Phase_ID1
Config	Phase_ID2	Phase_ID1
X00(EVT)	R2329; 0	R2330; 0
X01(DVT)	R2329; 0	R2328; 1
X02(DVT2)	R2327; 1	R2330; 0
A00(PVT)	R2327; 1	R2328; 1



GPP_B22/GSPI1_MOSI

```
This Signal has a weak internal pull-down.
Offset 3410h:Bit 10
0: SPI
1: LPC
```



NOTE:



GSPI0_MOSI/GPP_B18

The signal has a weak internal pull-down.




0 = Disable "No Reboot" mode.
1 = Enable "No Reboot" mode.

1 = Enable "No Reboot" mode
(PCH will disable the TCO T


100 will double the 100 times system reboot feature/.
















M.2 KEY-M SSD #1 (SATA+PCIE X4)





HDD





WLAN

M.2 KEY-E WLAN





Remark: 1. NC is not connected; YES is connected.
2. Pin54 is BT_DISABLE_L; Pin56 is WLAN_DISABLE_L.
3. Pin 20,22,32,34 and 36 are GPIO and have internal pull up(QCA6174A75), Suggest platform NC those pins.
4. Pin44, 46, 48, QCA suggest platform to NC.
5. Pin17 and 19 suggest reserve test point at platform side.






KeyBoard connector



For layout spacing - A00/1127



TX pool change to MX per CE request - X01/0801

PEGATRON DT-MB RESTRICTED SECRET

PEGATRON		Title : KB & NKRO	
Pegatron Corp.		Engineer: Travis_Hsieh	
Size B	Project Name Vulcan	Rev X00	
Date: Wednesday, November 28, 2018	Sheet 35 of 94		

CTL1	CTL2	CTL3	ILIM_SEL	MODE	CURRENT LIMIT SETTING	STATUS/OUTPUT (Active low)	COMMENT
0	0	0	0	Discharge	NA	OFF	OUT held low
0	0	0	1	Discharge	NA	OFF	
0	0	1	0	DCP_Auto	ILIM_HI	OFF	
0	0	1	1	DCP_Auto	I _{SC_20} & ILIM_HI ⁽¹⁾	DCP load present ⁽²⁾	Data Lines Disconnected and Load Detect Function Active
0	0	0	0	SDP1	ILIM_LO	OFF	DATA Lines connected
0	1	0	0	SDP1	ILIM_HI	OFF	Data Lines connected
0	1	1	0	DCP_Auto	ILIM_HI	OFF	Data Lines Disconnected
0	1	1	1	DCP_Auto	ILIM_HI	DCP load present ⁽³⁾	Data Lines Disconnected and Load Detect Function Active
1	0	0	0	DCP_Shorted	ILIM_LO	OFF	Device Forced to stay in DCP BC1.2 charging mode
1	0	0	1	DCP_Shorted	ILIM_HI	OFF	
1	0	1	0	DCP / Divider1	ILIM_LO	OFF	Device Forced to stay in DCP Divider1 Charging Mode
1	0	1	1	DCP / Divider1	ILIM_HI	OFF	
1	1	0	0	SDP1	ILIM_LO	OFF	Data Lines Connected
1	1	0	1	SDP1	ILIM_HI	OFF	
1	1	1	0	SDP2 ⁽⁴⁾	ILIM_LO	OFF	
1	1	1	1	CDP ⁽⁴⁾	ILIM_HI	DCP load present ⁽⁵⁾	

Power Share

[illegible]

The schematic diagram illustrates the USB Type-A connector circuit for the Right Type-A board. It shows the connection of four USB pins (RX_N2, RX_P2, TX_N2, TX_P2) to the USB connector. The circuit includes components such as resistors (RN3802B, RN3802A, RN3803B, RN3803A, RN3801A, RN3801B), capacitors (C3805, C3806, C3803, C3807, C3808), and a USB connector (CON2800). The circuit is powered by a +5V USB supply and includes a USB2 connector and a USB2 charge controller (SLP2510P8).

[illegible]

34.44 USB_ENF

5VUSB

1.5 A

IN

U3802

OUT

ENVMF_FLG

06T29M014N00

2.2uF/6.3V

C3811



5VUSB_REAR

1.5 A

USB_OC2#

21






GND



<Core Design>

PEGATRON		Title : SENSOR	
Pegatron Corp.		Engineer: Travis_Hsieh	
Size A3	Project Name Vulcan	Rev X00	
Date: Wednesday, November 28, 2018		Sheet	39 of 94

AUDIO CODEC- ALC3204



R4003 Place at Codec bottom side.
R4002 Place near audio connector. Don't short this pad to USB digital ground, and should be far away from any power traces.


GLOBAL HEADSET CONNECTOR

OMTP/CTIA headset, Headphone, Line-Out,
Microphone input, Line input.


This recommended phone-jack has moved #5/#6 Jack detect pin to the last position and lined up with #1 Tip pin.
This kind of design will significantly improve the false detect caused by JD triggered timing

PCB trace width of MIC2-R(SLEEVE)/MIC2-L(RING2) are required at least 40 mil for HP crosstalk consideration and, its length should be as short as possible.


L4100/L4103 should choose DC resistance (Rdc) < 30m-ohm to get the best audio performance for HP crosstalk.



Separate Analog and Digital ground plane



SPEAKER CONN



<Core Design>



PEGATRON		Title :	AUDIO JACK
Pegatron Corp.		Engineer:	Travis_Hsieh
Size	Project Name	Rev	
A3	Vulcan	X00	
Date:	Wednesday, November 28, 2018	Sheet	41 of 94

Reserved Page


<Core Design>

PEGATRON		Title : Reserved	
Pegatron Corp.		Engineer: Travis_Hsieh	
Size A4	Project Name Vulcan		Rev X00
Date: Wednesday, November 28, 2018		Sheet 42	of 94


SMBUS




SPI ROM (Quad I/O Supported)



EMI solution, close to R4316 - X01/0828








4.22 ErP Lot 6 Adapter Support

Platform in SS state is required to consume 4mA minimum from adapter DC input without battery attached at the moment of plugging in system.

The schematic diagram illustrates a Thermal CMP Circuit. It features two main power inputs: +3P3VSB_EC and +3P3VSB. The +3P3VSB_EC input is connected to a network of resistors (R4518, R4516) and a capacitor (C4501). A reference voltage Vref = 1.1V is indicated. The +3P3VSB input is connected to a network of resistors (R4507, R4515, R4508, R4509) and capacitors (C4500, C4501). A MOSFET (Q4501A NX138AKS) is used to drive a diode (BAW56W). The output of the diode is connected to a +5V supply. The circuit is labeled with various components and their values, including R4507 0Ohm 1, R4515 0Ohm 1, R4508 1, R4509 0Ohm 1, R4518 20KOhm 1%, R4516 10KOhm 1%, R4502 100KOhm 1%, C4501 0.01uF/16V, C4500 4.7uF/6.3V, and C4502 2.10KOhm 1%.



INTEL XDP DEBUG CONN



PEGATRON DT-MB RESTRICTED SECRET




PEGATRON Title : XDP

Pegatron Corp. Engineer: Travis_Hsieh

Size	Project Name	Rev
A3	Vulcan	X00

Date: Wednesday, November 28, 2018 Sheet 46 of 94





NOBOM
PCB4700
PCB
PCB_BOARD
CCL = Y







PEGATRON DT-MB RESTRICTED SECRET

PEGATRON		Title : PCB & Label & Screw	
Pegatron Corp.		Engineer: Travis_Hsieh	
Size A3	Project Name Vulcan	Rev X00	
Date: Wednesday, November 28, 2018	Sheet 47	of 94	

Supply max 2.5A








VCC : +5V
LED VF : 2.8 ~ 3.5V

	Min(LED VF : 3.5V)	Max(LED VF : 2.8V)
Power consumption	158.82 mA	284.71 mA

KB BL Conn




KB_BL_ID		
Config	KB_BL_RGB_EN#	KB_BL_DET
KB_BL_RGB	0	0
KB_BL_SINGLE	1	1
KB_NON_BL	1	0
N/A	1	1




Keyboard backlight

<Core Design>

PEGATRON		Title : Touch & Keyboard BL	
Project Name		Engineer: Travis Hsieh	
Size	Rev	Vulcan	
Date: Wednesday, November 28, 2018	Sheet	49	of 94





Strap Pins see Note			FS_OVERT* Function
ROM_SO	ROM_SI	ROM_SCLK	
L	L	L	FS_OVERT* function ENABLED
L	L	H	FS_OVERT* function DISABLED (Reserved; do not configure)
all other configurations			(Invalid; do not configure)



Strap Pins see Note			RAMCFG Setting Number (see Memory RVL for memory configs corresponding to these numbers)
STRAP2	STRAP1	STRAP0	
L	L	L	0 (0x0000)
L	L	H	1 (0x0001)
L	H	L	2 (0x0002)

STRAP5	STRAP4	STRAP3	SMB_ALT_ADDR	DEVID_SEL	PCIE_CFG	VGA_DEVICE
M	H	H	1	1	1	1
M	H	L	1	1	1	0
M	L	H	1	1	0	1
M	L	L	1	1	0	0
L	H	M	1	0	1	1
L	M	H	1	0	1	0
L	M	L	1	0	0	1
L	L	M	1	0	0	0
H	H	H	0	1	1	1
H	H	L	0	1	1	0
H	L	H	0	1	0	1
H	L	L	0	1	0	0
L	H	H	0	0	1	1
L	H	L	0	0	1	0
L	L	H	0	0	0	1
L	L	L	0	0	0	0


1:SMB_ALT_ADDR ENABLE
0:SMB_ALT_ADDR DISABLE
1:DEVID_SEL REBRAND
0:DEVID_SEL ORIGINAL
1:PCIE_CFG LOW POWER
0:PCIE_CFG HIGH POWER
1:VGA_DEVICE ENABLE
0:VGA_DEVICE DISABLE

Default

Straps 需確認strap及ROM(Memory 還未確定)



Need NV check



Strap2,1,0, please check memory RVL
/M(1): Micron STUFF /M(N1): Micron NO STUFF
/S(1): Samsung STUFF /S(N1): Samsung NO STUFF
/H(1): Hynix STUFF /H(N1): Hynix NO STUFF

NON-GSYNC --> DEVID_SEL is 0
GSYNC --> DEVID_SEL is 1

Memory Density	Allowed Memory Configuration	FBVDD/Q	Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed Grade	Date Code Alert	Qual Plan	Status
8 Gb	256Mx2Chx16	1.35V	Micron	MT61K256M32JE-14:A	A-die	0x1	14 Gbps	N/A	Full	Production candidate
			Samsung	K4Z80325BC-HC14	C-die	0x0	14 Gbps	N/A	Full	Production candidate

Notes:




- For N18E-G3, the maximum allowable memory case temperature is 95 °C.


Memory Density	Allowed Memory Configuration	FBVDD/Q	Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed Grade	Date Code Alert	Qual Plan	Status
8 Gb	2Chx256Mx16	1.25V and 1.35V ²	Micron	MT61K256M32JE-14:A	A-die	0x1	14 Gbps	N/A	Full	Production candidate
			Samsung	K4Z80325BC-HC14	C-die	0x0	14 Gbps	N/A	Full	Production candidate
			Hynix	H56C8H24MJR-S2C	M-die	0x2	14 Gbps	N/A	Full	Production candidate

Notes:


- For N18E-G2, the maximum allowable memory case temperature is 95 °C.
- DVS is required. WCK: TBD



54 GPU_FBA_DQ[0..63] 54 GPU_FBA_CMD[0..33]
















TO HDMI

Table 9.6 HDMI Power Rails

Power Rails	Voltage	Maximum Current Draw
IFP_IOVDD	1.0 V ± 5%	~87 mA
IFPAB_PLLVDD	1.8 V ± 10%	~98 mA
IFPCD_PLLVDD	1.8 V ± 10%	~98 mA
IFPEF_PLLVDD	1.8 V ± 10%	~98 mA




TO eDP




TO mDP



Table 9.11 DP Power Rails

Power Rails	Voltage	Maximum Current Draw
IFP_IOVDD	1.0 V ± 5%	~118 mA
IFPAB_PLLVDD	1V8 V ± 10%	~102 mA
IFPCD_PLLVDD	1V8 V ± 10%	~102 mA
IFPEF_PLLVDD	1V8 V ± 10%	~102 mA



<Core Design>






+FBVDDQ


+NVVDD

Under GPU


Partition A




Partition B




Partition C




Partition D




Near GPU



Near GPU





Close to GDDR











Under GPU




Near GPU





Under GPU



Under GPU









DC-IN connector

N : $I_{in} = 180W / 19.5V$
 $= 9.231A$

N+1: $I_{in} = 240W / 19.5V$
 $= 12.308A$




PSID Circuit




Remove JP6800 and JP6801

Battery Pack connector





For Battery damage EC issue - X01/0824

Adapter Protection Circuit




Battery Protection Circuit




<Core Design>

PEGATRON Title : DC_IN			
Pegatron Corp.		Engineer: Chris Tseng	
Size	Project Name	Vulcan	Rev
A2			X00
Date: Wednesday, November 28, 2018 Sheet 68 of 94			


+VDC_IN





BOM Difference between H62 & H82

SKU	H62	H82
Part Reference		
PR7050 / PR7090	41.2KΩ	42.2KΩ
PR7014 / PR7091	110KΩ	100KΩ
PR7030 / PR7092	45.3KΩ (OCP = 252A)	49.9KΩ (OCP = 277A)



OWNER	+Vcore OC Point	Low Limit	High Limit
Atticus	167.94A ~ 100% 251.91A ~ 150%	78.44A	L= 0.08uH @ 80A (Per Choke)
Terry	167.94A ~ 100% 251.91A ~ 150%	78.44A	L= 0.08uH @ 80A (Per Choke)

$I_{Low\ Limit} = I_{DVID} + I_{o_Cout}$
 $= 26A + (30mV/uS) * 1748uF$
 $= 78.44A$
 ※ Controller will shut down after 50uS when 184.99A ≤ Iout < 277.49A
 Controller will shut down immediately when Iout trigger 277.49A



PEGATRON DT-MB RESTRICTED SECRET


PEGATRON Title : Vcore Driver-1

Pegatron Corp. Engineer: **Chris Tseng**

Size	Project Name	Rev
Custom	Vulcan	X00

Date: Wednesday, November 28, 2018 Sheet 71 of 84





Remove PJP7302 and PJP7303

For EMI - X02/1020

+VCCGT
Imax=32A
TDC=25A
lin=5.511A @ 83% Efficiency / Vin=9V
FSW=500kHz
ΔIL=18.69A @ Vin=19.5V / Vout = 1.52V
ΔV= 18.69A * 3mΩ = 56.07mV


OWNER	+VCCGT OC Point	Low Limit	High Limit
Atticus	47.51A ~ 100% 71.27A ~ 150%	42.68A	L= 0.08uH @ 80A
Terry	47.51A ~ 100% 71.27A ~ 150%	42.68A	L= 0.08uH @ 80A

$$I_{Low\ Limit} = I_{DVID} + I_{o_Cout}$$
$$= 8A + (30mV/uS) * 1156uF$$
$$= 42.68A$$

※ Controller will shut down after 50uS when 47.51A ≤ Iout < 71.27A
Controller will shut down immediately when Iout trigger 71.27A


PEGATRON DT-MB RESTRICTED SECRET
-Core Design-

PEGATRON		Title : VccGT Driver	
Pegatron Corp.	Engineer: Chris Tseng	Size	Project Name
Custom	Vulcan	Rev	X00
Date: Wednesday, November 28, 2018	Sheet 73 of 94		






OWNER	+VCCSA OC Point	Low Limit	High Limit
Atticus	18.96A @ DCR=4.2mΩ (Worst) 19.91A @ DCR=4mΩ (Typ.)	12.95A	L= 0.3uH @ 27A
Terry	18.96A @ DCR=4.2mΩ (Worst) 19.91A @ DCR=4mΩ (Typ.)	12.95A	L= 0.3uH @ 27A


$$\begin{aligned}
 I_{Low \text{ Limit}} &= I_{DVID} + I_{o_Cout} \\
 &= 5A + (30mV/uS) * 265uF \\
 &= 12.95A
 \end{aligned}$$



VCCSA Output CAP
 330uF/2V/H=2mm * 1(NI)
 22uF/6.3V * 12 (I)
 22uF/6.3V * 2 (NI)







RDS(ON)=2.5mΩ(25℃) -A0N6992
RDS(ON)=3.5mΩ(105℃) -A0N6992


Owner	+5VSB OC point	Low Limit	High limit
	30.82A @25℃	N/A	1.6uH @ 36A
	22.82A @105℃	N/A	1.6uH @ 36A
	32.3165A @25℃	N/A	1.6uH @ 36A
	23.89A @105℃	N/A	1.6uH @ 36A

RDS(ON)=7.0mΩ(25℃) -SIZ340DT-T1-GE3
RDS(ON)=9.8mΩ(105℃) -SIZ340DT-T1-GE3


Owner	+3P3VSB OC point	Low Limit	High limit
	22.29A @25℃	N/A	1.5uH @ 23A
	16.463A @105℃	N/A	1.5uH @ 23A
	22.29A @25℃	N/A	1.5uH @ 23A
	16.463A @105℃	N/A	1.5uH @ 23A

RDS(ON)=2.2mΩ(25℃) -SIZ980DT
RDS(ON)=3.08mΩ(105℃) -SIZ980DT


Owner	+5VSB OC point	Low Limit	High limit
	34.63A @25℃	N/A	1.6uH @ 36A
	25.54A @105℃	N/A	1.6uH @ 36A
	34.63A @25℃	N/A	1.6uH @ 36A
	25.54A @105℃	N/A	1.6uH @ 36A



Owner	+VCCIO OC point (Valley point)	Low Limit	High limit
Atticus	7A (min.) 8A (max.)	N/A	$L_{Isat} = 17A$
Terry	7A (min.) 8A (max.)	N/A	$L_{Isat} = 17A$








Owner	+VCCIO OC point (Valley point)	Low Limit	High limit
Atticus	7A (min.) 8A (max.)	N/A	$L_{Isat} = 22A$
Terry	7A (min.) 8A (max.)	N/A	$L_{Isat} = 22A$





<Core Design>

PEGATRON Title : 79.+VCCIO/ +1P8V			
Pegatron Corp.	Engineer: Chris Tseng		
Size	Project Name	Rev	
Custom	Vulcan	X00	
Date: Wednesday, November 28, 2018	Sheet	79	of 94







PEGATRON DT-MB RESTRICTED SECRET


<Core Design>


PEGATRON Title : **+NVDD Driver Cap**

Engineer: **Chris Tseng**


Size	Project Name
------	--------------


Custom	Vulcan
--------	---------------






Owner	+1P0V_GPU	Low Limit	High limit
Atticus	4.0A	N/A	0.44uH @ 6A
Terry	4.0A	N/A	0.44uH @ 6A





+NVVDD Output CAP(w/ +NVVDDS)

330uF/2V/H=2mm * 7 (I)
330uF/2V/H=1.5mm * 2(NI)




+FBVDDQ Output CAP

330uF/2V/H=2mm * 3 (I)
330uF/2V/H=1.5mm * 2(NI)

<Core Design>

PEGATRON		Title : GPU_POWER_CAP	
Pegatron Corp.		Engineer: Chris Tseng	
Size	Project Name	Vulcan	Rev
A3			X00
Date: Wednesday, November 28, 2018		Sheet	88 of 94

GPU POWER DISCHARGE




<Core Design>

PEGATRON Title : GPU POWER DISCHARGE

Pegatron Corp. Engineer: Chris Tseng



Size A4	Project Name Vulcan	Rev B00
------------	-------------------------------	------------

Date: Wednesday, November 28, 2018 Sheet 89 of 94




Input Current: 12A @19V (1ms moving average)
Input Current: 10A @19V (5ms moving average)
Input Current: 4.21A @19V (1s moving average)

Input Current: 25.33A @9V (1ms moving average)
Input Current: 21.11A @9V (5ms moving average)
Input Current: 8.89A @9V (1s moving average)



Only change part number to
On-semi (06T89V004N00)




OnSemi		R954	R924	R977	R923	R950	R953	R952	C841	C836
		PR9023	PR9027	PR9024	PR9028	PR9030	PR9022	PR9026	PC9010	PC9012
N18E-G3 MAX-Q	80W	649Ω	649Ω	287Ω	287Ω	243kΩ	75kΩ	75kΩ	1.0nF	1.0nF
N18E-G2 MAX-Q	80W	649Ω	649Ω	287Ω	287Ω	243kΩ	75kΩ	75kΩ	1.0nF	1.0nF
N18E-G1 MAX-P	80W	649Ω	649Ω	287Ω	287Ω	243kΩ	75kΩ	75kΩ	1.0nF	1.0nF
N18E-G0 MAX-P	80W	649Ω	649Ω	287Ω	287Ω	243kΩ	75kΩ	75kΩ	1.0nF	1.0nF

uPI		R954	R924	R977	R923	R950	R953	R952	C841	C836
		PR9070	PR9071	PR9072	PR9073	PR9074	PR9022	PR9026	PC9010	PC9012
N18E-G3 MAX-Q	80W	487Ω	487Ω	215Ω	215Ω	324kΩ	75kΩ	75kΩ	1.0nF	1.0nF
N18E-G2 MAX-Q	80W	487Ω	487Ω	215Ω	215Ω	324kΩ	75kΩ	75kΩ	1.0nF	1.0nF
N18E-G1 MAX-P	80W	487Ω	487Ω	215Ω	215Ω	324kΩ	75kΩ	75kΩ	1.0nF	1.0nF
N18E-G0 MAX-P	80W	487Ω	487Ω	215Ω	215Ω	324kΩ	75kΩ	75kΩ	1.0nF	1.0nF



<Core Design>			
PEGATRON		Title : RESERVE	
Pegatron Corp.		Engineer: Chris Tseng	
Size	Project Name	Rev	
A2	Vulcan	X00	
Date: Wednesday, November 28, 2018		Sheet	91 of 94






	Chip Channel	Connector pin	Item	Location	Sense Resistor	Note
Sensor 1 [10h]	1	P1+/-	CPU_VCCGT	PR7307 (10m ohm) PR7308 (10m ohm)	5m ohm (0x05)	VCCGT
	2	P2+/-	STORAGE	R3109 (10m ohm)	10m ohm (0x0A)	SSD
				R3216 (10m ohm)		HDD(SATA)
	3	P3+/-	DISPLAY_CTLR	R4852 (10m ohm)	10m ohm (0x0A)	Panel Logic
	4	P4+/-	DISPLAY_BACKLIGHT	R4800 (10m ohm)	10m ohm (0x0A)	Panel Backlight
Sensor 2 [1Eh]	1	P5+/-	STYSTEM	R6811 (5m ohm)	5m ohm (0x05)	Battery
	2	P6+/-	CPU_VCORE	PR7100 (10m ohm) PR7101 (10m ohm)	5m ohm (0x05)	VCORE
	3	P7+/-	CPU_VDDQ	PR7700 (10m ohm)	10m ohm (0x0A)	VDDQ
	4	P8+/-	CPU_VCCSA	PR7407 (10m ohm)	10m ohm (0x0A)	VCCSA



<Core Design>




PEGATRON		Title : RESERVE	
Pegatron Corp.		Engineer: Chris Tseng	
Size A3	Project Name Vulcan		Rev X00
Date: Wednesday, November 28, 2018		Sheet	94 of 94

990.IO port/Hall sensor



991.USB PORT

Imax: 105mA





<Core Design>

PEGATRON		Title : USB DB PORT	
Pegatron Corp.		Engineer: Alex Tsai	
Size	Project Name	Vulcan	Rev
C			X00
Date: Wednesday, November 28, 2018		Sheet	991 of 94

992.Card_reader_RTS5144-GR

POWER



card lock	SD_WP pin high
card unlock	SD_WP pin low

WITHOUT CARD		CARD INSERTED:LOCK		CARD INSERTED:UNLOCK	
W/P	GND	W/P	GND	W/P	GND
C/D	VSS1	C/D	VSS1	C/D	VSS1

